Optical Interconnection Design Innovator

100GBASE-LR4 Lite 4km QSFP28 Optical Transceiver GQS-SPO101-LS4C

Features

- ✓ Hot-pluggable QSFP28 form factor
- ✓ 4 channels full-duplex transceiver module
- ✓ Supports 103.125Gb/s aggregate bit rate
- ✓ 4 channels DFB-based LAN-WDM cooling transmitter
- ✓ 4 channels PIN ROSA
- ✓ Internal CDR circuits on both receiver and transmitter channels
- ✓ 3.5W maximum power dissipation
- ✓ Maximum link length of 4km on SMF
- ✓ Duplex LC receptacle
- ✓ Built-in digital diagnostic functions
- ✓ Operating case temperature range: 0 to 70°C
- ✓ Single 3.3V power supply
- ✓ RoHS-6 compliant (lead free)

Applications

✓ 100GBASE-LR4 Lite 100G Ethernet

Description

The Gigalight 100GBASE-LR4 Lite 4km QSFP28 optical transceiver, 100G QSFP28 LR4L (GQS-SPO101-LS4C) is designed for use in 100-Gigabit Ethernet links up to 4km on Single Mode Fiber (SMF). It is compliant with the QSFP28 MSA, IEEE 802.3ba 100GBASE-LR4, and IEEE 802.3bm CAUI-4. Digital diagnostics functions are available via the I2C interface, as specified by the QSFP28 MSA. It converts 4 input channels of 25.78125Gb/s electrical data to 4 channels of LAN-WDM optical signals and then multiplexes them into a single channel for 103.125Gb/s optical transmission. Reversely on the receiver side, the module de-multiplexes a 103.125Gb/s optical input into 4 channels of LAN-WDM optical signals and then converts them to 4 output channels of electrical data. The central wavelengths of the 4 LAN-WDM channels are 1295.56nm, 1300.05nm, 1304.58nm and 1309.14nm as members of the LAN-WDM







Optical Interconnection Design Innovator

wavelength grid defined in IEEE 802.3ba.




Figure 1. Module Block Diagram

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{cc}	-0.3	3.6	V
Input Voltage	Vin	-0.3	V _{cc} +0.3	V
Storage Temperature	Ts	-20	85	°C
Case Operating Temperature	Tc	0	70	°C
Humidity (non-condensing)	Rh	5	85	%
Damage Threshold (each lane)	THd	5.5		dBm

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case Temperature	Тс	0		70	°C
Data Rate Per Lane	fd		25.78125		Gb/s
Humidity	Rh	5		85	%
Power Dissipation	Pm			3.5	W
Link Distance with G.652	D	0.002		2	km



Optical Interconnection Design Innovator

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Supply Current	Icc			1.06	A
Transceiver Power-on Initialization Time ¹				2000	ms
Г	ransmitter ((each lane)			
Single-ended Input Voltage Tolerance		-0.3		4.0	V
AC Common Mode Input Voltage Tolerance		15			mV
Differential Input Voltage		50			mVp-p
Differential Input Voltage Swing	Vin			900	mVp-p
Differential Input Impedance	Zin	90	100	110	Ohm
	Receiver (e	ach lane)			
Single-ended Output Voltage		-0.3		4.0	V
AC Common Mode Output				7.5	mV
Differential Output Voltage Swing	Vout	300		850	mVp-p
Differential Output Impedance	Z _{out}	90	100	110	Ohm

Note:

1. Power-on Initialization Time is the time from when the power supply voltages reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
	L0	1294.53	1295.56	1296.59	nm
Lana Wayalangth	L1	1299.02	1300.05	1301.09	nm
Lane Wavelength	L2	1303.54	1304.58	1305.63	nm
	L3	1308.09	1309.14	1310.19	nm
Trans	mitter				
Side Mode Suppression Ratio	SMSR	30			dB
Total Average Launch Power	PT			10.5	dBm
Average Launch Power (each Lane)	P _{AVG}	-4.3		4.5	dBm
Optical Modulation Amplitude ¹ (each lane)	Poma	-1.3		4.5	dBm
Difference in Launch Power	P _{tx,diff}			5	dB
Launch Power in OMA minus TDP		-2.3			dBm
Transmitter and Dispersion Penalty (TDP) (each lane)	TDP			2.2	dB
Extinction Ratio	ER	4			dB
Relative Intensity Noise	RIN			-130	dB/Hz
Optical Return Loss Tolerance	T _{OL}			20	dB
Transmitter Reflectance	RT			-12	dB
Average Launch Power of OFF transmitter (each lane)	POFF			-30	dBm
Eye Mask Coordinates ² : X1, X2, X3, Y1, Y2, Y3		{0.25, 0.4,	0.45, 0.25, 0	.28, 0.4}	
Rec	eiver				
Damage Threshold ³ (each lane)	THd	3.5			dBm
Total Receive Power				10.5	dBm



Optical Interconnection Design Innovator

Average Receive Power (each lane)	PAVG	-10.6		4.5	dBm
Receive Power (OMA) (each lane)				4.5	dBm
Receiver Sensitivity (OMA) (each lane)	SEN			-8.6	dBm
Stressed Receiver Sensitivity (OMA) ⁴ (each Lane)				-6.8	dBm
Difference in Receive Power between any Two Lanes (OMA)	P _{rx,diff}			5.5	dB
LOS Assert	LOSA		-18		dBm
LOS De-Assert – OMA	LOSD		-15		dBm
LOS Hysteresis	LOSH	0.5			dB
Receiver Electrical 3 dB upper Cutoff Frequency (each Lane)	Fc			31	GHz
Conditions of Stress Rec	eiver Sen	sitivity Te	est ⁵		
Vertical Eye Closure Penalty ⁵	VECP		1.8		dB
Stressed Eye J2 Jitter	J2		0.3		UI
Stressed Eye J4 Jitter	J4		0.47		UI

Note:


1. Even if the TDP <1dB, the OMA min must exceed the minimum value specified here.

2. See the figure below.

3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.

4. Measured with conformance test signal at receiver input for BER =1×10⁻¹².

5. Vertical eye closure penalty and stressed eye jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.



Optical Interconnection Design Innovator

Gigalight

Pin Description

Pin	Logic	Symbol	Name/Description
1		GND	Module Ground ¹
2	CML-I	Tx2-	Transmitter inverted data input
3	CML-I	Tx2+	Transmitter non-inverted data input
4		GND	Module Ground ¹
5	CML-I	Tx4-	Transmitter inverted data input
6	CML-I	Tx4+	Transmitter non-inverted data input
7		GND	Module Ground ¹
8	LVTTL-I	MODSEIL	Module Select ²
9	LVTTL-I	ResetL	Module Reset ²
10		VCCRx	+3.3V Receiver Power Supply
11	LVCMOS-I	SCL	2-wire Serial interface clock ²
12	LVCMOS-I/O	SDA	2-wire Serial interface data ²
13		GND	Module Ground ¹
14	CML-O	RX3+	Receiver non-inverted data output
15	CML-O	RX3-	Receiver inverted data output
16		GND	Module Ground ¹
17	CML-O	RX1+	Receiver non-inverted data output
18	CML-O	RX1-	Receiver inverted data output
19		GND	Module Ground ¹
20		GND	Module Ground ¹
21	CML-O	RX2-	Receiver inverted data output
22	CML-O	RX2+	Receiver non-inverted data output
23		GND	Module Ground ¹
24	CML-O	RX4-	Receiver inverted data output
25	CML-O	RX4+	Receiver non-inverted data output
26		GND	Module Ground ¹
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board ²
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMode	Low Power Mode ²
32		GND	Module Ground ¹
33	CML-I	Tx3+	Transmitter non-inverted data input
34	CML-I	Tx3-	Transmitter inverted data input
35		GND	Module Ground ¹
36	CML-I	Tx1+	Transmitter non-inverted data input
37	CML-I	Tx1-	Transmitter inverted data input
38		GND	Module Ground ¹

Note:

1. Module circuit ground is isolated from module chassis ground within the module.

2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.

Gigalight

Optical Interconnection Design Innovator




Figure 2. Electrical Pin-out Details

ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

ResetL Pin

Reset. LPMode_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

LPMode Pin

Gigalight QSFP28 modules operate in the low power mode (less than 1.5W power consumption). This pin active high will decrease power consumption to less than 1W.

ModPrsL Pin

ModPrsL is pulled up to V_{cc} on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

Optical Interconnection Design Innovator

Gigalight

IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to V_{cc} on the host board.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

DIAGNOSTIC MONITORING INTERFACE

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	Min	Max	Units
Temperature Monitor Absolute Error ¹	DMI_Temp	-3	3	°C
Supply Voltage Monitor Absolute Error ²	DMI _V _{cc}	-0.1	0.1	V
Channel RX Power Monitor Absolute Error ³	DMI_RX_Ch	-2	2	dB
Channel Bias Current Monitor	DMI_Ibias_Ch	-10%	10%	mA
Channel TX Power Monitor Absolute Error ³	DMI_TX_Ch	-2	2	dB

Notes:

- 1. Over operating temperature range.
- 2. Over full operating range.

3. Due to measurement accuracy of different single mode fibers, there could be an additional ± 1 dB fluctuation, or a ± 3 dB total accuracy.

Digital diagnostics monitoring function is available on all Gigalight QSFP28 transceivers. A 2-wire serial interface provides user to contact with module.



Optical Interconnection Design Innovator

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.




Figure 5. QSFP28 Memory Map



Optical Interconnection Design Innovator

Byte Address	Description	Туре
0	Identifier (1 Byte)	Read Only
1-2	Status (2 Bytes)	Read Only
3-21	Interrupt Flags (31 Bytes)	Read Only
22-33	Module Monitors (12 Bytes)	Read Only
34-81	Channel Monitors (48 Bytes)	Read Only
82-85	Reserved (4 Bytes)	Read Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Reserved (4 Bytes)	Read/Write
123-126	Reserved (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write

Figure 6. Low Memory Map

Byte Address	Description	Туре
128-175	Module Thresholds (48 Bytes)	Read Only
176-223	Reserved (48 Bytes)	Read Only
224-225	Reserved (2 Bytes)	Read Only
226-239	Reserved (14 Bytes)	Read/Write
240-241	Channel Controls (2 Bytes)	Read/Write
242-253	Reserved (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

Figure 7. Page 03 Memory Map



Optical Interconnection Design Innovator

Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mbits/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 µm (1 Byte)	Link length supported for EBW 50/125 µm fiber, units of 2 m
144	Length 50 µm (1 Byte)	Link length supported for 50/125 µm fiber, units of 1 m
145	Length 62.5 µm (1 Byte)	Link length supported for 62.5/125µm fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand [†]
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tol. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure 8. Page 00 Memory Map

Page02 is User EEPROM and its format decided by user.

The detail description of low memory and Page 00. Page 03 upper memory please see SFF-8436 document.



Optical Interconnection Design Innovator

SFF-8636 definiens

TX AND RX CDR LOL indicator (Byte 5)

E.		S	marcacor, channel 1	3	25 B	3	
5	7	L-Tx4 LOL	Latched TX CDR LOL indicator, ch 4	0	0	0	0
8	6	L-Tx3 LOL	Latched TX CDR LOL indicator, ch 3	0	0	0	0
	5	L-Tx2 LOL	Latched TX CDR LOL indicator, ch 2	0	0	0	0
	4	L-Tx1 LOL	Latched TX CDR LOL indicator, ch 1	0	0	0	0
	3	L-Rx4 LOL	Latched RX CDR LOL indicator, ch 4	0	0	0	0
	2	L-Rx3 LOL	Latched RX CDR LOL indicator, ch 3	0	0	0	0
	1	L-Rx2 LOL	Latched RX CDR LOL indicator, ch 2	0	0	0	0
	0	L-Rx1 LOL	Latched RX CDR LOL indicator, ch 1	0	0	0	0

TX AND RX CDR BYPASS CONTROL (Byte 98)

98 7	,	Tx4_CDR_control	Channel 4 TX CDR Control ($1b = CDR$ on, $0b = CDR$ off)	0	0	0	0
6	5	Tx3_CDR_control	Channel 3 TX CDR Control ($1b = CDR$ on, $0b = CDR$ off)	0	0	0	0
5	;	Tx2_CDR_control	Channel 2 TX CDR Control ($1b = CDR$ on, $0b = CDR$ off)	0	0	0	0
4	Ļ	Tx1_CDR_control	Channel 1 TX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
3	3	Rx4_CDR_control	Channel 4 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
2	2	Rx3_CDR_control	Channel 3 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
1		Rx2_CDR_control	Channel 2 RX CDR Control ($1b = CDR$ on, $0b = CDR$ off)	0	0	0	0
0)	Rx1_CDR_control	Channel 1 RX CDR Control ($1b = CDR$ on, $0b = CDR$ off)	0	0	0	0

TABLE 6-33 OUTPUT DIFFERENTIAL AMPLITUDE CONTROL (PAGE 03H BYTES 238-239)

Value	Receiver Output Amplitude No Output Equalization			
	Nominal	Units		
1xxxb	Reserved			
0111b	Reserved	mV(P-P)		
0110b	Reserved	mV(P-P)		
0101b	Reserved	mV(P-P)		
0100b	Reserved	mV(P-P)		
0011b	600-1200	mV(P-P)		
0010b	400-800	mV(P-P)		
0001b	300-600	mV(P-P)		
0000b	100-400	mV(P-P)		

TABLE 6-34 INPUT EQUALIZATION (PAGE 03H BYTES 234-235)

Value	ue Transmitter Input Equalizat					
	Nominal	Units				
11xxb	Reserved					
1011b	Reserved					
1010b	10	dB				
1001b	9	dB				
1000b	8	dB				
0111b	7	dB				
0110b	6	dB				
0101b	5	dB				
0100b	4	dB				
0011b	3	dB				
0010b	2	dB				
0001b	1	dB				
0000b	0	No EQ				



Optical Interconnection Design Innovator

Value	Receiver Output Emphasis At nominal Output Amplitude				
	Nominal	Units			
1xxxb	Reserved				
0111b	7	dB			
0110b	6	dB			
0101b	5	dB			
0100b	4	dB			
0011b	3	dB			
0010b	2	dB			
0001b	1	dB			
0000b	0	No Emphasis			

TABLE 6-35 OUTPUT EMPHASIS CONTROL (PAGE 03H BYTES 236-237)

Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on ¹ , hot plug or rising edge of Reset until the module is fully functional ²
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on ¹ until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on ¹ to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional ²
LPMode Assert Time	ton_LPMode	100	μs	Time from assertion of LPMode (V _{in} : LPMode=V _{IH}) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until V_{out} : IntL= V_{OL}
IntL Deassert Time	toff_IntL	500	μs	Time from clear on read ³ operation of associated flag until V_{out} : IntL= V_{OH} . This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set ⁴ until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared ⁴ until associated IntIL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire serial bus
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus

Email: <u>sales@gigalight.com</u>

Official Site: www.gigalight.com



Optical Interconnection Design Innovator

Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set ⁴ until module power consumption enters lower Power Level
Power_over-ride or Power-set Deassert Time	toff_Pdown	300	ms	Time from P_Down bit cleared ⁴ until the module is fully functional ³

Note:

1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.

2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.

3. Measured from falling clock edge after stop bit of read transaction.

4. Measured from falling clock edge after stop bit of write transaction.

Mechanical Dimensions




Figure 9. Mechanical Specifications

Ordering Information

Product Description	Part Number
QSFP28 LR4 Lite, 103.125Gb/s, 1310nm, 4km, SMF, LC	GQS-SPO101-LS4C



Optical Interconnection Design Innovator

References

- 1. QSFP28 MSA
- 2. Ethernet 100GBASE-LR4

ESD

This transceiver is specified as ESD threshold 1kV for SFI pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: <u>sales@gigalight.com</u> Official Site: <u>www.gigalight.com</u>

Revision History

Revision	Level	Date	Description
V0	Preliminary	Jun 2016	Advance Release.



Optical Interconnection Design Innovator