

24G SFP28 1310nm 10km Industrial Optical Transceiver GSS-SPO240-LRT

Features

- Hot-pluggable SFP28 form factor
- Supports 24.33Gb/s data rate
- Maximum link length of 10km
- 1310nm DFB laser and PIN photo-detector
- Internal CDR on both Transmitter and Receiver channe
- Duplex LC receptacle
- Single 3.3V power supply
- Power dissipation <1.5W
- Digital diagnostics functions are available via the I2C interface
- RoHS-6 compliant 🖉
- Commercial case temperature range: -40°C to 85°C

Applications

• CPRI Option 10

Description

The Gigalight Technologies GSS-SPO240-LRT is a single-channel, pluggable, fiber-optic SFP28 transceiver module for CPRI applications. It is a high performance module for short-range data communication and interconnect applications which operate at 24.33Gb/s up to 10km. This module is designed to operate over single mode fiber systems using a nominal wavelength of 1310nm. The electrical interface uses a 20 contact edge type connector. The optical interface uses duplex LC receptacle. This module incorporates Gigalight Technologies proven circuit and technology to provide reliable long life, high performance, and consistent service.





深圳市易飞扬通信技术有限公司 SHENZHEN GIGALIGHT TECHNOLOGY CO.,LTD

Http:// www.gigalight.com.cn

Optical Network Transceiver Innovator

Block Diagram



Absolute Maximum Ratings

Table 1 - Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	0	3.6	V
Storage Temperature	Ts	-40	85	°C
Operating Humidity	-	-40	85	%

Recommended Operating Conditions

Table 2 - Recommended Operating Conditions

Parameter		Symbol	Min	Typical	Max	Unit
Operating Case Temperature	Commercial	Тс	-40		85	°C
Power Supply Voltage		Vcc	3.13	3.3	3.47	V
Power Supply Current		Icc			450	mA



Optical and Electrical Characteristics

Table 3 - Optical and Electrical Characteristics

Parameter		Symbol	Min	Typical	Max	Unit	Notes
			Transmi	tter		·	
Da	ta rate	BR		24.33		Gbps	
Centre V	Wavelength	λc	1295	1310	1325	nm	
Spectral V	Vidth (-20dB)	σ			1	nm	
Side Mode S	uppression Ratio	SMSR	30			dB	
Average (Output Power	Pavg	-1.5		2	dBm	
Extinc	tion Ratio	ER	3.5			dB	
Differential	data input swing	V _{IN,PP}	180		700	mV	
Input Differe	ential Impedance	Z _{IN}	90	100	110	Ω	
TV D' 11	Disable		2.0		Vcc	V	
I A Disable	Enable		0		0.8	V	
TV Family	Fault		2.0		Vcc	V	
TA Fault	Normal		0		0.8	V	
			Receive	er			
Da	Data rate			24.33		Gbps	
Centre V	Centre Wavelength		1295	1310	1325	nm	
Average R	Average Receive Power		-13.3		2	dBm	
Unstressed Re (C	Unstressed Receiver Sensitivity (OMA)		-	-	-13.0	dBm	1
LOS I	LOS De-Assert				-12	dBm	
LOS Assert		LOSA			-13	dBm	
LOS H	LOS Hysteresis		0.5			dB	
Differential d	Differential data output swing		300		900	mV	
т		High	2.0		Vcc	V	
	LOS				0.8	V	

Notes1: For 25G-LR with FEC, receiver sensitivity is defined at 5E-5 BER level, not 10-12 BER level.



Timing and Electrical

Table 4 - Timing and Electrical

Parameter	Symbol	Min.	Max.	Unit	Conditions
Tx_Disable assert time	t_off		100	μs	Rising edge of Tx_Disable to fall of output signal below 10% of nominal
Tx_Disable negate time	t_on		2	ms	Falling edge of Tx_Disable to rise of output signal above 90% of nominal. This only applies in normal operation, not during start up or fault recovery.
Time to initialize 2-wire interface	t_2w_start_up		300	ms	From power on or hot plug after the supply meet- ing <u>Table 8</u> .
Time to initialize	t_start_up		300	ms	From power supplies meeting <u>Table 8</u> or hot plug or Tx disable negated during power up, or Tx_Fault recovery, until non-cooled power level I part (or non-cooled power level II part already enabled at power level II for Tx_Fault recovery) is fully operational.
Time to initialize cooled module and time to power up a cooled module to Power Level II	t_start_up_cooled		90	S	From power supplies meeting <u>Table 8</u> or hot plug, or Tx disable negated during power up or Tx_Fault recovery, until cooled power level I part (or cooled power level II part during fault recovery) is fully operational. Also, from stop bit low-to-high SDA transition enabling Power Level II until cooled module is fully operational
Time to Power Up to Level II	t_power_level2		300	ms	From stop bit low-to-high SDA transition enabling power level II until non-cooled module is fully operational
Time to Power Down from Level II	t_power_down		300	ms	From stop bit low-to-high SDA transition dis- abling power level II until module is within power level I requirements
Tx_Fault assert	Tx_Fault_on		1	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault assert for cooled module	Tx_Fault_on_cooled		50	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault Reset	t_reset	10		μs	Time Tx_Disable must be held high to reset Tx_Fault
RS0, RS1 rate select timing for FC	t_RS0_FC, t_RS1_FC		500	μs	From assertion till stable output
RS0, RS1 rate select timing non FC	t_RS0, t_RS1		24	ms	From assertion till stable output
Rx_LOS assert delay	t_los_on		100	μs	From occurrence of loss of signal to assertion of Rx_LOS
Rx_LOS negate delay	t_los_off		100	μs	From occurrence of presence of signal to negation of Rx_LOS



Diagnostics

Table 5 – Diagnostics Specification

Parameter	Range	Unit	Accuracy	Calibration
Temperature	0 to +70	°C	±3°C	Internal / External
Voltage	3.0 to 3.6	V	±3%	Internal / External
Bias Current	0 to 100	mA	±10%	Internal / External
TX Power	-1.5 to 4.5	dBm	±3dB	Internal / External
RX Power	-14 to 4.5	dBm	±3dB	Internal / External

Digital Diagnostic Memory Map

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The diagnostic information with internal calibration or external calibration all are implemented, including received power monitoring, transmitted power monitoring, bias current monitoring, supply voltage monitoring and temperature monitoring.

The digital diagnostic memory map specific data field defines as following.



2 wire address 1010001X (A2h)

55	Inresnolas (56 bytes)
5	Cal Constants (40 bytes)
15	Real Time Diagnostic Interface (24 bytes)
19	Vendor Specific (8 bytes)
17	User Writable EEPROM (120 bytes)
+7 55	Vendor Specific (8 bytes)
55	



深圳市易飞扬通信技术有限公司 SHENZHEN GIGALIGHT TECHNOLOGY CO., LTD

Pin Definitions







深圳市易飞扬通信技术有限公司 SHENZHEN GIGALIGHT TECHNOLOGY CO.,LTD

Pin Descriptions

PIN	Logic	Symbol	Name / Description	Note
1		VeeT	Module Transmitter Ground	1
2	LVTTL-O	TX_Fault	Module Transmitter Fault	2
3	LVTTL-I	TX_Dis	Transmitter Disable; Turns off transmitter laser output	
4	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
5	LVTTL-I	SCL	2-Wire Serial Interface Clock	2
6		MOD_ABS	Module Definition, Grounded in the module	
7	LVTTL-I	RS0	Receiver Rate Select	
8	LVTTL-O	RX_LOS	Receiver Loss of Signal Indication Active LOW	
9	LVTTL-I	RS1	Transmitter Rate Select (not used)	
10		VeeR	Module Receiver Ground	1
11		VeeR	Module Receiver Ground	1
12	CML-O	RD-	Receiver Inverted Data Output	
13	CML-O	RD+	Receiver Data Output	
14		VeeR	Module Receiver Ground	1
15		VccR	Module Receiver 3.3 V Supply	
16		VccT	Module Receiver 3.3 V Supply	
17		VeeT	Module Transmitter Ground	1
18	CML-I	TD+	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	Transmitter Inverted Data Input	
20		VeeT	Module Transmitter Ground	1

Notes:

1. Module ground pins GND are isolated from the module case.

2. Shall be

pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.



Recommended Interface Circuit







深圳市易飞扬通信技术有限公司 SHENZHEN GIGALIGHT TECHNOLOGY CO., LTD

Mechanical Dimensions



Ordering information

Part Number	Product Description
GSS-SPO240-LRT	SFP28, 24.33Gb/s CPRI, 1310nm, 10km, SMF, Duplex LC, -40°C to 85°C

Email: sales@gigalight.com http://www.gigalight.com/